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Power Cycling Test Methods for Reliability
Assessment of Power Device Modules
in Respect to Temperature Stress
Ui-Min Choi , Member, IEEE, Frede Blaabjerg, Fellow, IEEE, and Søren Jørgensen
Abstract—Power cycling test is one of the important tasks to
investigate the reliability performance of power device modules
in respect to temperature stress. From this, it is able to predict
the lifetime of a component in power converters. In this paper,
representative power cycling test circuits, measurement circuits of
wear-out failure indicators as well as measurement strategies for
different power cycling test circuits are discussed in order to pro-
vide the current state of knowledge of this topic by organizing and
evaluating current literature. In the first section of this paper, the
structure of a conventional power device module and its related
wear-out failure mechanisms with degradation indicators are dis-
cussed. Then, representative power cycling test circuits are intro-
duced. Furthermore, on-state collector–emitter voltage (VCE ON )
and forward voltage (VF ) measurement circuits for wear-out con-
dition monitoring of power device modules during power cycling
test are presented. Finally, different junction temperature mea-
surement strategies for monitoring of solder joint degradation are
explained.
Index Terms—Failure mechanism, insulated gate bipolar tran-
sistor (IGBT), power cycling (PC) test, power device module, reli-
ability, wear-out failure.
I. INTRODUCTION
POWER electronic systems (PESs) play an important rolein many applications for efficient power generation, distri-
bution, and consumption and also for energy control in order
to achieve high system performance efficiently [1]–[3]. On the
other hand, power electronic subsystems are one of major fail-
ure sources in last generation products [3]. Examples of field
experiences in photovoltaic and wind power systems show that
power electronic converters are one of the most critical parts in
terms of failure rate, lifetime, and maintenance cost [4]–[7].
As PESs have gradually gained an important status in the
power infrastructure, the reliability of PESs is becoming a
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serious issue [3], [4]. Therefore, recent research endeavors
to improve the reliability of PESs to comply with more
stringent constraints on cost, safety, and availability in var-
ious applications. Especially, the reliability assessment and
lifetime prediction of reliability critical components such as
power device modules and capacitors in PESs are the major
concern [8]–[14].
The power cycling (PC) test is an important and efficient
method to assess the reliability performance of power device
modules related to packaging technology, in respect to temper-
ature stress [15]–[17]. From the PC test, failure mechanisms
of the power device modules due to temperature stress can be
studied [18]–[20]. Furthermore, new device packaging materi-
als and designs can be evaluated [17], [21]–[23]. Finally, last but
not least, a lifetime model in respect to the temperature stress
can be developed based on the PC test results [24]–[26], [91]
and it can be used for design for reliability by estimating the
lifetime of power device modules under given mission profiles
of real converter applications [11], [13], [27]–[30].
In recent PC test, some advanced features are demanded such
as realistic operation of a device under test (DUT) during the
PC test and online monitoring of wear-out status of the DUT.
In order to meet these needs, several advanced test circuits
and monitoring circuits of the DUT have been proposed and
they will be discussed in this paper. Online monitoring of the
failure indicators of the DUT such as on-state collector emitter
voltage (VCE ON) and junction temperature (Tj ) gives benefits
when PC test is performed. First of all, PC test does not need
to be stopped in order to measure the failure indicators. This
process is very inconvenient and time consuming. Furthermore,
the PC test can be finished properly before the catastrophic
failure occurs, which enables to do physical failure analysis
of the DUT. Finally, it helps to better understand wear-out
characteristics and also define wear-out failure mechanisms
before the analysis of the DUT.
Most of the existing papers are focusing on the test results
and there is a lack of detailed information on PC test methods
even though they are performed in different ways and PC test
methods may be able to affect test results.
In [31], different PC test methods have been introduced.
However, this paper is more focusing on the introduction of
schematics of PC test circuits and test results. There is no
information about the operating principle of PC test circuits,
monitoring methods for failure indicators, test procedures, etc.
0885-8993 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution
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Fig. 1. Structure of a standard IGBT module and dominant package-related failure mechanisms.
Therefore, overviews about PC test, that are more concentrated
not only on test circuits but also on the monitoring circuits and
measurement strategies for failure indicators, are still needed
in order to provide the current state of knowledge of this topic
by organizing and evaluating the current literature.
In this paper, representative PC test circuits, measurement cir-
cuits for wear-out failure indicators, and measurement strategies
for different PC test circuits are discussed and evaluated. In the
first section of this paper, the structure of a conventional power
device module and the related wear-out failure mechanisms with
degradation indicators are discussed. Then, the PC test circuits
are presented by dividing into DC and AC PC test circuits.
Furthermore, on-state collector–emitter voltage (VCE ON)
and forward voltage (VF ) measurement circuits for wear-out
condition monitoring of DUT are presented. Finally, different
junction temperature measurement strategies for solder joint
degradation monitoring are explained.
II. POWER DEVICE MODULE
In practical applications, power devices are used in a form of
package such as discrete devices and modules in order to provide
electrical connection between one or more semiconductor chips
and circuits and also in order to reduce costs in high power
applications by connecting several chips with internal insulation
of the individual components. Furthermore, the power device
module can dissipate the heat generated during chip operation
to cooling systems with electrical insulation and can also protect
the semiconductor chip from harmful ambient influences [32].
Typically, there are two types of power device modules
depending on their packaging technologies: press-pack and
wire-bonded power device modules. The press-pack technology
improves the connection of chips by the direct press-pack
contacting. Therefore, it has an improved reliability, higher
power density, and better cooling capability. However, the cost
for this technology is higher compared with the conventional
wire-bonded power device modules. Therefore, the wire-
bonded power device modules are still the most widely used in
PESs [33], [34]. In this paper, all explanations are based on the
wire-bonded insulated gate bipolar transistor (IGBT) module,
which is the most widely used of their kind [8].
A. Structure of Standard Power Device Modules
Fig. 1 shows the structure of a standard IGBT module [15],
[32]. A direct copper bonded (DCB) substrate is soldered to
a base-plate. The DCB provides electrical insulation between
power components and cooling systems. Furthermore, it con-
ducts a current via copper tracks and provides also good thermal
connection to the cooling systems. In the lower power range,
the power device modules without the base-plate are more fre-
quently used, while in medium and high power ranges, power
device modules have almost all the base-plate. The base-plate
provides thermal capacity and helps for the thermal spreading
by increasing the contact area to a heat-sink. Power devices such
as IGBTs and diodes are soldered to the DCB. Bond wires are
commonly used in order to connect the emitter of the silicon
chips to the substrate and in order to connect the substrate to the
terminals. Finally, it is covered by a silicone gel or epoxy resin
for insulation [35].
B. Failure Mechanisms and Damage Indicators
Failure mechanisms of the power device module are generally
divided into two categories: device-related failure mechanism
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TABLE I
COEFFICIENT OF THERMAL EXPANSION (CTE) OF DIFFERENT MATERIALS
IN IGBT MODULE [15], [37]
Material Properties CTE (10–6 K–1)





Solder (SnAg(96.5/3.5)) Alloy 28
and packaging-related failure mechanisms [37]. Most of the
failures related to devices are due to over-stress conditions and
therefore they are out of the scope of this paper, which is about
the PC tests for the wear-out failure.
The packaging-related failure mechanisms occur mainly due
to the thermo-mechanical stress experienced by various materi-
als in the power device module. As shown in Fig. 1, the power
device module consists of various materials and they have dif-
ferent Coefficient of Thermal Expansions (CTEs) as listed in
Table I. The CTE mismatch under the temperature variation ap-
plies thermo mechanical stress to the packaging materials and
finally leads to wear-out failures [37]. One of the largest CTE
mismatches is between the power device chip (silicon), and
bond-wires (aluminum), chip surface metallization (aluminum).
The repeated temperature variation in the power device mod-
ule due to the periodical commutation of power switching de-
vice, converter load variation, and ambient temperature change
leads to wear-out failure of bond-wires such as bond-wire lift-
off and bond-wire crack or reconstruction of aluminum surface
metallization [15], [36]–[38], [41], [42]. The failure of a single
or small number of bond-wires alters the current distribution
in power devices and accelerates the wear-out failure of the re-
maining bond-wires. Finally, it leads to open-circuit failure or
catastrophic failures of power devices such as thermal runaway
and chip destruction.
The reconstruction of aluminum surface metallization leads
to the increase of the metal sheet resistance due to rough
metallization surface, nonuniform current distribution, and
weakness of the connection between metallization layer and
bond-wire [43].
The bond-wire fatigue and reconstruction of the aluminum
surface metallization increase the ohmic resistance (Rint) and
it appears as an increase in the on-state collector–emitter volt-
age (VCE ON) of transistors or forward voltage (VF ) of diodes
because the measured VCE ON or VF can be given as [44]
VCE ON= VCE Chip+Rint · IC . (1)
where VCE Chip is the real on-state collector–emitter voltage of
the chip, Rint is the equivalent resistance of the interconnections
elements, and IC is the collector current. Typically, in the case
of reconstruction of aluminum surface metallization, the steady
increase of VCE ON is observed. On the other hand, the sharp
step increase of VCE ON can be seen by bond-wire fatigue.
Therefore, bond-wire fatigue can be monitored by measuring
Fig. 2. Variation of VCE ON due to bond-wire crack under the power cycling
test [56].
Fig. 3. Variation of Tjmax due to solder joint fatigue [15].
Fig. 4. Conventional DC power cycling test (a) configuration of DC power
cycling test (b) control signal of control switch, injected power, and temperature
profile applied to device under test.
VCE ON and VF . Generally, 5–20% increase of VCE ON and VF
is the end-of-life criterion [15].
Fig. 2 shows the change of VCE ON of IGBTs due to bond-
wire cracks.
The other dominant failure mechanism is solder joint fatigue.
There are two solder joints in the standard IGBT module be-
tween chip and DCB substrate and between DCB substrate and
base-plate. Due to the CTE mismatch with temperature varia-
tion, the thermo-mechanical stresses are applied to the solder
joints and cause the degradation of the solder interface such as
cracks and delamination. The solder joint fatigue increases the
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Fig. 5. Extended configurations of DC power cycling test (a) in [50] (b) in [51].
thermal impedance of IGBT modules. Consequently, the junc-
tion temperature of power semiconductor devices may increase
and it could accelerate other failure modes such as bond-wire fa-
tigue [37], [45]. Furthermore, the junction temperature increase
could induce hot spots and thermal runaway in the affected ar-
eas of the power devices [46]. The thermal impedance Rth(j−c)
is typically used as a failure indicator for solder joint fatigue.
Rth(j−c) can be obtained from junction temperature and case





where Rth(j−c) is the junction to case thermal impedance, Tj is
the junction temperature, Tc is the case temperature, and Ploss is
the power loss. Therefore, the thermal impedance change due to
solder joint fatigue can be monitored by measuring the junction
temperature during PC test. Typically, 20% increase of thermal
impedance is the end-of-life criterion.
Fig. 3 shows the junction temperature variation of an IGBT
due to solder joint fatigue.
III. CONFIGURATION OF POWER CYCLING TEST CIRCUITS
A. DC Power Cycling Test Circuits
1) Conventional DC Power Cycling Test Circuit [15], [18],
[47]–[51]: Most PC tests have been performed with DC PC
test setups due to their simplicity.
Fig. 4(a) shows the basic configuration of DC PC test circuit
for explaining the operating principle. In this test system, the
DUT is always turned on by applying constant DC voltage (typ-
ically 15 V) to the gate of DUT and an injection of load pulse
with constant DC current is controlled by turning on and off
the control switch. If the load pulse is applied to the DUT by
turning on the control switch, the junction temperature of DUT
starts to increase by the conduction loss. If the junction temper-
ature is reached to the desired condition, the applied power is
disconnected by turning off the control switch and the junction
temperature of DUT is decreased by the external cooling sys-
tem. This period (Ts) is defined as cycle as shown in Fig. 4(b)
and it is repeated until the DUT fails. The duration and am-
plitude of the current pulse are varied in order to obtain the
desired temperature stress conditions such as junction temper-
ature swing Tj (Tjmax − Tjmin), mean junction temperature
Tjm , and load pulse duration time ton .
Fig. 5 shows some extended configurations of the DC PC test
circuit. In the test circuit shown in Fig. 5(a), 100 mA is contin-
uously applied to DUT for junction temperature estimation by
measuring the on-state collector emitter voltage (VCE ON) when
the load pulse is disconnected. Different junction temperature
estimation strategies for the PC tests will be considered later in
Section V.
One of the main advantages of this test setup is that it is
possible to perform the PC tests of many power device mod-
ules simultaneously as shown in Fig. 5(b). However, in such
test, the tested module is not operated under realistic electrical
conditions. There are no switching of the DUT, dynamic loss,
and no high DC-link voltage. Furthermore, a high current may
be required in order to apply high Tj in a short cycle period
because the temperature is increased by only conduction loss,
which might overload the bond-wires and could affect test re-
sults. Otherwise, long cycle period (Ts), which leads to long
PC test time may be needed if the high current is not injected.
Nevertheless, this method is still the most widely used due to the
simplicity of the structure and convenience for the monitoring
of failure indicators.
2) DC Power Cycling Test Circuit With Saturation Mode of
DUT: In order to complement the disadvantages of the conven-
tional DC PC test setup, a DC PC test circuit with saturation
mode of the DUT is proposed. Similar approach is used for an
analysis of a thermal impedance of power MOSFETs [52], [53]
and also for active loads [54], [55]. This principle can be applied
for the DC PC test circuit to achieve wanted power losses in the
DUT effectively.
Fig. 6 shows the configuration of DC PC test circuit with the
saturation mode of the DUT. In this system, the DUT is operated
in saturation mode and thus it acts like constant current source.
The desired collector current (IC ) can be produced by adjusting
the gate–emitter voltage (VGS) with required minimum collector
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Fig. 6. DC power cycling test circuit with saturation mode of DUT.
Fig. 7. I–V characteristic of DUT under different VGE .
voltage (VC ). If VC is above the required minimum value under
the given VGS , IC is not affected by the VC value.
Fig. 7 shows the I–V characteristics of the DUT under differ-
ent gate–emitter voltages. For example, if 6 A is needed for the
PC test, VGE should be 4.5 V when VC is above 2.5 V.
VGE of the DUT is controlled by the op-amp integrator for
producing desired IC where the current sensing voltage V1 ,
which is (RI sense ·IC ) is compared with current reference volt-
age (VI ref ), which is chosen by (RI sense · Iref ). At the initial
state, VI ref is larger than V1 = 0 and therefore VGE starts to
increase by the op-amp integrator and produce the current IC
under the applied VC . As VGE increases, IC increases and makes
the voltage drop in RI sense , which is V1 . VGE is regulated to a
constant value in order to generate the desired IC if V1 becomes
the same value with VI ref and it means that IC is controlled to
Iref . Consequently, the desired current for the PC test can be ob-
tained by adjusting VI ref and VDC can also be adjusted to obtain
the wanted power dissipation to create the desired temperature
stresses under the set current level by VI ref . Then, if the junc-
tion temperature is reached to the desired Tjmax , the DUT is
turned off as conventional DC PC test by changing the VI ref
value to 0. This test circuit has the additional control parameter
VDC for generating power losses compared with conventional
DC PC test. Therefore, it has more variety to realize the PC test
conditions and thus high current may be not necessary.
Fig. 8 shows the extended PC test circuit for half-bridge power
device modules. The lower IGBT has the same current controller
with the circuit in Fig. 6. The upper IGBT has a feedback loop
by the op-amp integrator which makes sure that both IGBT have
the half of VDC across two IGBTs while current is flowing so
Fig. 8. Configuration of the DC power cycling test setup with saturation mode
of DUT for half-bridge power device module.
Fig. 9. Prototype of the DC power cycling test setup with saturation mode of
power IGBT modules.
Fig. 10. Experimental result of the DC power cycling test with saturation mode
of the DUT when VDC = 8 V, Iref = 20 A, RI sense = 0.04 Ω, VI ref =
0.8 V, and ton , toff = 2 s.
that both IGBTs dissipate the same power during the PC test for
the same temperature stress.
Fig. 9 shows the prototype of the DC PC test circuit with
saturation mode of three-phase power IGBT modules.
Fig. 10 shows the experimental result of the DC PC test circuit
with the saturation mode of the DUT when Iref = 20 A, VDC =
8 V, RI sense = 0.04 Ω, and VI ref = 0.8 V. As shown in the
result, IC is controlled to 20 A and 7.2 V of VC is applied to
the DUT and thus 144 W of the power loss is generated in the
DUT when it is turned on for 2 s. Then, it is turned off for 2 s in
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Fig. 11. Configuration of the AC power cycling test setup [56], [57].
order to generate temperature swing. The both IC and VDC can
be varied in order to generate different power losses depending
on desired temperature stresses for the PC test.
B. AC Power Cycling Test Circuit Close to Real Converter
Applications [18], [56]–[59]
As power device modules play a key role in the reliability
of PESs, there is an increasing demand to perform the PC test
close to real applications in order to minimize the uncertainty,
which may be able to come from test conditions and to affect
the test results.
In [60]–[62], the PC test is performed under converter oper-
ation with real inductive loads or motors. However, the PC test
with real loads is not cost-effective because real loads consume
large power during a long test period. In addition, in the case of
PC test with only small load inductors, there are limitations to
emulate the various operating conditions such as power factor,
modulation index, etc. In order to complement disadvantages
mentioned above, a new configuration has been proposed.
Fig. 11 shows the configuration of an advanced AC PC test
setup proposed in [56]. This test setup mainly consists of three
parts; test converter board, load converter board, and control
board. The outputs of an IGBT module under test of the test
converter are connected with the outputs of an IGBT module
of the load converter through small load inductors (L) and they
share common DC source (VDC). The on-state collector–emitter
voltages (VCE ON) of the IGBTs and forward voltages (VF )
of the diodes are measured in real time in order to determine
the wear-out condition of the IGBT module under test. For
the load converter, an IGBT module, which has a higher rated
power than the tested module, is used in order to reduce the
effect of the thermal stresses on the load IGBT module during
PC tests. By using the higher rated power module, the load
converter can run for a long time even though the tested IGBT
modules are changed after a certain number of PC tests. A water
cooling system and external temperature controllable heating
system are used to change the heat-sink temperature depending
on desired test conditions and to keep the heat-sink temperature
as a constant during the PC test.
This system is controlled such as three single-phase half-
bridge converters as shown in Fig. 12. In the phase-U, for exam-
ple, the test converter generates the output voltage (VU ref test)
that fulfills the required test conditions such as magnitude, out-
put frequency with a determined switching frequency by an
open-loop voltage controller.
The load converter produces the output voltage (VU ref load)
by a closed-loop current controller in order to generate the cur-
rent with the desired magnitude, frequency, and power factor
for the PC test. The output current (IU ) is generated by the
difference of the output voltages (VL ) between the test and load
converters as shown in Fig. 13, which is applied to the inductor.
It means that the voltage is applied across the inductor during a
short period. Therefore, small inductors are sufficient as loads
in order to obtain an acceptable low current ripple. The con-
trols for the other phases are the same as explained above, but
there is only 120° and 240° shifting in phase angle to simulate
a three-phase converter system.
In this topology, there are only power losses by the tested
and load IGBT modules and small load inductors. Although,
the rated output currents are generated, the power consumption
by the test setup can be kept very low. Therefore, it is a cost-
effective solution. However, this topology has some disadvan-
tage such as complexity of structure and control and difficulty in
monitoring of failure indicators in real time. It is also relatively
expensive to build the test system.
Fig. 14 shows a prototype of the PC test setup based on the
configuration shown in Fig. 11.
In this system, a 600 V, 30 A, three-phase transfer-molded
power IGBT module is used for the test converter. A 1200 V,
75 A, three-phase IGBT module is used for the load converter,
and 0.5 mH inductors are used for the loads.
Depending on target modules for the test, the topology of
the test setup can be modified. For example, if the target power
CHOI et al.: PC TEST METHODS FOR RELIABILITY ASSESSMENT OF POWER DEVICE MODULES IN RESPECT TO TEMPERATURE STRESS 2537
Fig. 12. Control block diagram of the AC power cycling test circuit [56].
Fig. 13. Reference voltages for load and test converters and corresponding
inductor voltage and output current [56].
device module consists of a single leg, the PC test setup can
be designed as a single-phase converter system as shown in
Fig. 15(a) [18]. If the rated power of the target module is high,
it is difficult to find power device modules, which have higher
rated power than the target module for the load converter. In this
case, the topology can be altered as shown in Fig. 15(b) for a
single-phase system [58] and for three-phase system as shown
in Fig. 15(c), where two load modules are operated by the same
gate signal so that the half of load current flows in each load
module [59].
Typically, in the PC test, high Tj (40 °C∼100 °C) and Tjm
(60 °C∼120 °C) are applied to the DUT in order to obtain test
results in a reasonable test time [16], [31].
There are two ways to apply the temperature stress to DUT
in the AC PC test method. Sinusoidal output current leads to
Tj in DUT but it is difficult to get a high Tj with high
output frequency. Therefore, sinusoidal current with low output
frequencies, less than ten hertz, is applied to DUT as shown
in Fig. 16(a). By changing the output frequency, magnitudes of
output current and voltage, and heat-sink temperature, different
Tj and Tjm can be achieved. In this method, high Tj can be
obtained in a relatively short cycle period [56]. The other way is
that the regulated sinusoidal output current with high frequency
such as 100 Hz is applied to DUT for a certain period of time.
If the junction temperature is reached to the required maximum
temperature for desired Tj , the injection of output current is
stopped similar to the conventional DC PC test.
Then, the junction temperature is decreased by external cool-
ing system as shown in Fig. 16(b) [18]. In this method, highTj
can be obtained in a relatively long cycle period. By changing
the magnitude of output current, power injection time, switching
frequency, heat-sink temperature, etc., different Tj and Tjm
can be achieved. Between them, a proper method can be chosen
depending on the desired test conditions and target applications.
The features of presented three test circuits are summarized
in Table II.
IV. VCE ON AND VF MEASUREMENTS TECHNIQUES
The on-state collector–emitter voltage (VCE ON) of IGBTs
and forward voltage (VF ) of diodes are good indicators for
determining the wear-out condition of power device modules
in respect to bond-wire degradation, delamination of the sol-
der joints, and chip metallization degradation. By measuring
VCE ON and VF , the bond-wire fatigues of the tested module
can be monitored during the accelerated PC test. Furthermore,
the junction temperature of the tested module can be estimated
by measuring VCE ON and VF for determining the solder joint
fatigue.
A. Offline VCE ON and VF Measurements
Real-time monitoring of failure indicators is not simple es-
pecially for the AC PC tests because it requires high-voltage
prediction, high accuracy for measurement of low values, and
short transient time for measurement in circuit [51]. Therefore,
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Fig. 14. Prototype of the advanced accelerated power cycling test setup [56], [57].
Fig. 15. Modified AC power cycling test topologies for different power device modules (a) single-phase PC test system [18], (b) single-phase PC test system for
high-rated power device modules [58], and (c) three-phase PC test system for high-rated power device modules [59].
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Fig. 16. Strategies to apply temperature swing to DUT (a) temperature swing
by low-frequency sinusoidal current [56] and (b) temperature swing by high-
frequency current injection [18].
offline measurements are used widely in the PC test. The offline
measurement means that the operation of PC test circuits is
stopped or the high DC voltage is disconnected if the test circuit
has it and then the monitoring parameters are measured with
special sequences. The offline measurement is performed in a
specific period. For example, every 5000 cycles if there are no
visible change in the monitoring parameters and if any changes
are detected, it is reduced to 1000 cycles.
One of the main methods for offline measurement of VCE ON
is proposed in [63] and [64].
Fig. 17(a) shows the offline measurement method with high
and small current injections. The measurement procedure is
simple. For example TUH , when the DUT is turned off, the high
DC voltage is clamped to a certain small value by a zener diode
(in this paper, 10 V) and the current by high DC-link voltage is
limited by the resistors RH 1 and RH 2 .
For the VCE ON measurement of TUH , only TUH is turned on
after all operation is stopped. Then, the high current is injected
by external current sources for the certain period (344 μs) and
VCE ON of TUH is measured at the end of high current pulse.
Then, VCE ON of TUH is measured at 100 mA just after high
current injection is stopped and this value is used for junction
temperature estimation. The delay time between two measure-
ments should be kept short in order to keep junction temperature
almost the same between two measurements.
Fig. 17(b) shows the measurement timing with current injec-
tion where red dots are the measurement point. Depending on
the target device of DUT, the relay connection is changed in
order to transform the circuit connection.
The other offline measurement is using reed relay for the AC
PC test circuit [65].
Fig. 18(a) shows the AC PC test circuit with reed relay. In
this method, the additional current source is not required. The
relay is disconnected when the PC test is performed. After the
test is stopped for the VCE ON measurement, the relay is turned
on. Then, the simple current injection switching sequence is
applied to measure VCE ON at high current. Fig. 18(b) shows
the simple switching sequence for VCE ON measurement of TUH
as an example.
In order to generate the current, TH and TL1 are turned on (1)
in the Fig. 18(b). The current level can be varied by changing the
dwell time of turn-on state of TH and TL1 . Then, TL1 is turned
off so that the current flows through TH and DH 1 (2) in the Fig.
18(b). VCE ON of TH and the current are measured at this point.
After VCE ON and the current are measured, TH is turned off
in order to reduce the current to zero (3) in the Fig. 18(b). It is
worth to mention that VCE ON should be measured at the same
current level and at the same temperature.
B. Real-Time VCE ON and VF Measurements
1) VCE ON and VF Measurements With a Parallel-Connected
MOSFET [66], [67]: This circuit consists of VCE clamp (VZ 1 ,
RZ 1 , ASC 1 , RC 1 , and VZ 2 , RZ 2 , ASC 2 , RC 2), 100 mA cur-
rent sink (AS1 , RTJ1 and AS2 , RTJ2), and a voltage-level
shifter (OA1, ASLA1 , RLA1 , Rm1 and OA2, ASLA2 , RLA2 ,
Rm2).
The operating principle is explained by considering the
VCE ON measurement of TUH . In this circuit, the following re-
lations can be obtained as
VRC1 = VCE − vASC1 = VZ 1 − VSG1 . (3)
VSG1 = VZ 1 − VCE + vASC1 . (4)
If TH is turned on, ASC 1 is turned on because VCE of TH is
small and thus VSG1 = VZ 1 − VCE + vASC1 becomes larger
than threshold voltage of ASC1 (VSGTH1). In this case, VRC1 is
almost equal to the on-state collector emitter voltage (VCE ON)
of TH because the on-state drain–source resistance (RDSON) of
ASC 1 is relatively much smaller than RC 1 (RDSON = 3Ω and
RC 1 = 10 kΩ). If VCE increases above the clamping voltage
VZ 1 − VSGTH1 by turning off TH , ASC 1 starts to be operated
in the saturation region. The high voltage is applied to ASC 1
and RZ 1 and VRC1 is clamped to a certain value, which is
close to VZ 1 − VSGTH1 (10 V in this paper). Then, through
the amplifier OA1, VRC1 , which is VCE ON when TH is turned
on or clamping voltage when TH is turned off is reproduced
on the resistor RLA1 . The current im1 , equal to VRC1/RLA1 ,
is generated and conveyed by ASLA1 . This current makes the
voltage drop in Rm1 and this value is measured through ADC1.
This measurement principle allows transmitting VCE ON in-
formation through high current value (a few dozen mA) to
analog-to-digital converters (ADC1 and ADC2) of the control
boards with the benefit of a high immunity transmission.
Small 100 mA current can simply be obtained by properly
selecting RTJ1 and RTJ2 values depending on VDC (100 mA =
VDC/RTJ1). The current injections into TH and TUL are per-
formed by turning on AS1 and AS2 , respectively, and VCE ON
under 100 mA is used for the junction temperature estimation.
2) VCE ON and VF Measurements Using Double Diodes
[68], [69]: Fig. 20 shows the schematic of VCE ON and VF
measurement circuit using double diodes.
Two diodes D1 and D2 are connected in series and they
are forward-biased by the current source (ID ) when the tran-
sistor (TH ) is turned on. If TH is turned off, D1 blocks the
high VCE voltage, which comes from the DC-link to protect
the measurement circuitry. Assuming diodes D1 and D2 have
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TABLE II
SUMMARY OF POWER CYCLING TEST CIRCUITS FOR POWER DEVICE MODULES
Power Cycling (PC) test circuits
Conventional DC power DC power cycling circuit with AC power cycling circuit
cycling circuit saturation mode of DUT
Loss for temperature stress of DUT Conduction loss Conduction loss (adjusted by VD C without
changing current level)
Conduction and switching losses
Cost Low Low High
Complexity Low Moderate High
Controllable parameters for PC test
conditions
I , Ts , VGE I , Ts , VGE , VDC I , Ts , VGE , VDC , VO U T , fO U T ,
fS W , PF
Advantages - Simplicities in operating test
circuit and measuring monitoring
parameters.
- More variety to realize the test condition
compared with the conventional DC PC test.
(No high current and no longer cycle period
(Ts ))
- DUT is operated under realistic
electrical conditions close to real
converter applications.
- Possible to test a lot of DUTs at the
same time.
- Variety to realize PC test conditions.
Disadvantage - DUT is not under realistic electrical
conditions.
- Not applicable for power modules that have
gate drivers inside of modules.
- Complexities in operating test circuit
and measuring monitoring parameters.
- High current is required.
- Limitation to realize various test
conditions.
- Difficulty in applying online measurement of
failure indicators during PC test.
- Relatively expensive to build test
system.
I: current, Ts : cycle period, VGE : gate–emitter voltage, VDC : DC-link voltage,
VO U T : output voltage, fO U T : output frequency, fS W : switching frequency, and PF: power factor.
Fig. 17. Offline measurement with voltage clamping circuit using a zener diode [63], [64] (a) measurement circuit and (b) measurement points.
Fig. 18. Offline measurement with a reed relay [65] (a) measurement circuit and (b) switching sequence for measurement.
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Fig. 19. Schematic of the online VCE ON and VF measurement circuit with
a parallel-connected MOSFET [66].
Fig. 20. Schematic of the online VCE ON and VF measurement circuit using
double diodes [68].
the same characteristics, the forward voltage of D1 and D2 can
be represented as
VD1 = VD2 = Va − Vb. (5)
For example, TUH , VCE ON can be expressed by the differ-
ence between the voltage potential Vb and VD1 as
VCE ON = Vb − VD1 = Vb − (Va − Vb) = 2Vb − Va. (6)
The above-mentioned result can be realized by choosing prop-
erly the gain of amplifier. If R1 = R2 , the output of amplifier
can be expressed as
Vop−amp = Vb − ((Va − Vb) · R2/R1) = 2Vb − Va = VCE ON .
(7)
The output of the amplifier is the same with VCE ON as de-
scribed in (6). VCE ON is measured during the positive current as
a positive value and VF is measured during the negative current
as a negative value, where the current from the DUT to loads is
a positive direction.
3) VCE ON and VF Measurements Using a Depletion Mode
Small Signal MOSFET [70], [71], [92]: Fig. 21 shows a
Fig. 21. Schematic of the online VCE ON and VF measurement circuit using
a depletion mode MOSFET [92].
real-time measurement circuit of on-state collector–emitter volt-
ages (VCE ON) of IGBTs and forward voltages (VF ) of diodes
using a depletion mode MOSFET, which has a negative thresh-
old voltage (VGS < 0). In this circuit, the clamping voltage
(VCC) should be larger than that of VCE ON and VF and the
input impedance (Zin) for the measurements of VCE ON and VF
should be high enough.
The operating principle is explained considering the VCE ON
measurement of TH as an example. When TH is tuned-on, the
current ID does not flow through the MOSFET because the
collector voltage VC = VCE ON < VCC and Zin is high. Thus,
VGS = 0. Consequently, the MOSFET is turned on and Vout =
VCE ON . As VC increases above the clamping voltage VCC by
turning off TUH , ID starts to flow and makes a voltage drop in
R. As ID increases, VGS decreases and finally the MOSFET is
turned off if VGS becomes smaller than the threshold voltage
(VT ) of the MOSFET. Therefore, the clamping voltage VCC is
measured at the output during this period. VCE ON of TH is
measured during the positive current period as a positive value
and VF of DH is measured during the negative current period
as a negative value where the current from the DUT to load is a
positive direction. The measurement of VCE ON and VF for the
low side IGBT and diode can be interpreted in a similar way.
VCE ON and VF are measured during the negative current period
as a negative value and the positive current period as positive
value, respectively.
The introduced VCE ON and VF measurements methods are
summarized in Table III.
V. JUNCTION TEMPERATURE MEASUREMENT TECHNIQUES
The junction temperature of DUT is important in order to
know precise applied temperature stress such as junction tem-
perature swing (Tj ), mean junction temperature (Tjm ) when
the PC test is performed. Furthermore, from the junction tem-
perature, it is possible to monitor the thermal impedance change
which is one of the main failure indicators during the PC test as
mentioned in Section II-B. In this paragraph, different junction
temperature measurements techniques are discussed.
2542 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 33, NO. 3, MARCH 2018
TABLE III
SUMMARY OF VCE ON AND VF MEASUREMENT METHODS DURING POWER CYCLING (PC) TESTS
Method Advantages Disadvantage
Voltage clamping by a zener
diode [63], [64]
- Both monitoring of bond-wire fatigue and
solder join fatigue are possible.
- No dependence on PC test conditions.
- Additional current sources are required.
- Additional selector switches and their controls are
required for transformation of circuit connection.
- PC test must be stopped for monitoring of failure
indicators.
Offline
Relay [65] - Additional current sources are not required.
- Very simple circuit.
- No dependence on PC test conditions.
- Switching of relay for measurement is not fast enough.
- Suitable only for AC PC test (possible for DC PC test if
there are additional current source).
- PC test must be stopped for monitoring of failure
indicators.
Measurement circuit with a
parallel MOSFET [66], [67]
- Possible to inject low current for the junction
temperature estimation.
- Real-time monitoring of failure indicators is
possible
- The failure of parallel connected MOSFET may lead to
short-circuit of power device.
- Relatively complex circuit.
Online Measurement circuit with
double diodes [68], [69]
- Relatively simple circuit.
- Real time monitoring of failure indicators is
possible
- Deviation between two diodes could lead to measurement
error.
Measurement circuit with a
depletion mode small signal
MOSFET [70], [71]
- Fast transient time for the measurement.
- Suitable for high switching frequency
operation.
- Real-time monitoring of failure indicators is
possible.
- For high DC-link voltage applications, small signal
MOSFET should be connected in series because the
maximum voltage rating of commercial depletion mode
small signal MOSFET is 600 V.
A. Direct Junction Temperature Measurement Methods
For the PC test, a variety of junction temperature (Tj ) mea-
surement methods are available. Simple and correct methods are
direct measurement methods such as optic fibers and infra-red
(IR) cameras.
Fig. 22 shows an open IGBT module with optical fiber ther-
mal sensors in direct contact to the die and case. This method
allows measuring the junction temperature (Tj ) and case tem-
perature (Tc) at high voltage during IGBT operation under PC
test [72]. However, this method has some disadvantages such
as low response time of the sensor, and requirement of power
device module modifications.
For the junction temperature measurement by the IR camera,
the removal of dielectric insulating gel or molding compound is
required. Furthermore, both die and bond-wires must be painted
by black paint in order to obtain the homogenous emissivity
across the surface of the die.
Fig. 23 shows the IGBT surface covered by black paint and
the measurement of junction temperature by the IR camera
[73]. From this method, quite correct junction temperatures
can be obtained. However, this method requires modification
of power device modules. Furthermore, a high resolution IR
camera is relatively expensive. Finally, high-voltage operation
may be unsafe due to the absence of dielectric gel or molding
compound.
B. Indirect Junction Temperature Measurement Methods
1) Junction Temperature Estimation Method by VCE ON at
High Current [51], [66], [74]–[76]: The junction tempera-
ture (Tj ) can be obtained from VCE ON of IGBT or VF of the
diode because they are temperature sensitive electric parameters
(TSEPs). For Tj measurement from VCE ON , preliminary I–V
Fig. 22. Junction temperature and case temperature measurements by optic
fiber sensors [72].
characterization of power devices is essential in order to obtain
the dependence of temperature on VCE ON .
Fig. 24 shows the I–V characterization curves of an IGBT
under different temperatures.
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Fig. 23. Junction temperature measurement of IGBT by the IR camera
(a) before painting, (b) after painting, and (c) IR image of IGBT [73].
Fig. 24. I–V characterization curves of an IGBT.
Fig. 25. K-factors depending on current levels (a) NTC region and (b) PTC
region.
It is needed to derive VCE ON as a function of temperature at a
given current level in order to get Tj from the I–V characteristic
curves. In order to derive the relation between VCE ON and
Tj , VCE ON should be expressed as a function of the current.
Then, the temperature variation can be represented as a function
of VCE ON at a given current by K-factor (K) as shown in Fig. 25.
Based on the above-mentioned relations, Tj can be estimated
from the measured current and VCE ON as follows:
Tj est = K(I ) ·
(
VCE M − VCE B (I )
)
+ TB . (8)
where K(I ) is the K-factor as a function of current, VCE M is
the measured on-state VCE in real time, and VCE B (I ) is the
base on-state VCE as a function of current, which can be chosen
among the characterization curves. TB is the base temperature
corresponding to the base on-state VCE .
Fig. 26. Four-point probing method for the interconnection resistance mea-
surement in an open module [56], [77].
Fig. 27. Measured parasitic package resistances of high- and low-side IGBTs
in an open module as a function of temperature [56], [77].
However, packaged devices do not permit to solely measure
VCE ON of the IGBT. The measured VCE ON includes voltage
drops on various interconnection elements such as bond-wires
and it may cause a large temperature measurement error. This
is because the I–V characterization of IGBT is performed un-
der the homogeneous temperature distribution of power device
modules, but power device modules have a nonhomogeneous
temperature distribution during PC test and therefore, Rint will
make different voltage drops [77].
2) Junction Temperature Estimation Method by VCE ON at
High Current With Compensation [56], [77]: The compensa-
tion method for the effect of Rint on temperature measurement
has been proposed in [56] and [77]. By measuring the inter-
connection resistance under different temperatures using a four-
point probing method as shown in Fig. 26, a resistance variation
factor (RVF) has been obtained as shown in Fig. 27.
Fig. 28 shows the simplified temperatures in the power mod-
ule when an AC current is applied, where Tj chip is the junction
temperature of the die, Tj est is the estimated junction tem-
perature using VCE ON and load current, TR int is the average
temperature of interconnection materials in the modules, and
TH is the heat-sink temperature, typically kept constant during
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Fig. 28. Simplified temperatures in the power module when an AC current is
applied [56], [77].
the PC test. The temperature difference between Tj chip and
TR int makes the measurement errors (Tj chip − Tj est).
A reasonable assumption, which has been supported by the
experimental observations, is that the temperature difference
between Tj chip and TR int during one fundamental period of
the output current has a similar trend with the temperatures as
shown in Fig. 28. Therefore, it can be expressed as (9) and
the resistance variation can be represented as (10). Therefore,
on-state voltage compensation VCE comp can be expressed as
Tj chip − TR int = α · (Tj est − TH ). (9)
ΔRint = α · (Tj est − TH ) · RVF. (10)
VCE comp = ΔRint · I= α · (Tj est − TH ) · RVF · I. (11)
where TH is the heat-sink temperature, α is the scaling factor,
RVF is the resistance variation factor, and I is the output current.
Finally, the equation for the junction temperature measurement
by VCE ON and load current is extended by including this
factor as
Tj est comp =K(I ) · (VCE M − VCE B (I )+VCE comp)+TB . (12)
This method can improve the junction temperature measure-
ment using VCE ON at high current.
Fig. 29 shows the measured Tj by an IR camera and Tj est
before and after the compensation method is applied in the AC
PC test. It can be seen from the results that the accuracy of the
junction temperature estimation using VCE ON at high currents
is significantly improved.
A similar approach has also been published in [78], where
finite element method simulation is used to find the resistance
variation depending on temperatures.
This method requires efforts to find α and RVF for different
kinds of power device modules. Furthermore, it requires a very
accurate current sensor. In addition, the VCE ON variation due to
the bond-wire degradation affects the junction temperature mea-
surement. Therefore, I–V characterization must be performed
again to eliminate the bond-wire degradation effect.
Fig. 30 shows the online junction temperature monitoring re-
sult under the AC PC test where red arrow indicates the I–V
Fig. 29. Comparison of Tj measured by the IR camera and Tj est before and
after the compensation in the AC power cycling test (fout = 3 Hz) [56], [77].
Fig. 30. Power cycling test result with junction temperature monitoring (a)
on-state collector–emitter voltage (VCE ON ) and (b) estimated junction tem-
perature at 29 A [56].
recharacterization points. The estimated junction temperature
Tj est increases as VCE ON increases. After the I–V recharac-
terization, Tj est decreases to its initial value. It can be seen
from the results that VCE ON increases due to the bond-wire
degradation.
Fig. 31 shows the change of parameters for the junction tem-
perature estimation due to bond-wire fatigue during the PC test.
3) Junction Temperature Estimation Method by VCE ON at
Low Current [51], [63], [67], [79], [80]: The most commonly
used method for the junction temperature estimation is VCE ON
at low constant sensing current generally in range of 1–100 mA.
This method has the advantage that the effect of Rint varia-
tion on Tj est can be reduced because Rint  IC is relatively
smaller than VCE Chip in (1). This method requires also initial
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Fig. 31. Change of parameters for Tj estimation due to bond-wire fatigue
during the power cycling test (a) K-factor (b) base VCE ON as a function of
current (VCE B (I ) ) at 30 °C [see (12)] [56].
Fig. 32. VCE ON of an IGBT as a function of temperature under different
injected currents [79].
characterization of the DUT under different temperatures as
shown in Fig. 32.
Fig. 33 shows the measurement points of VCE ON at low
current under the DC PC test [see Fig. 5(a)]. For junction tem-
perature increase, high current is injected in the DC PC test by
turning on a control switch. Then, the injection of high current
is stopped in order to get the desired temperature swing and 100
mA is injected into this state for the temperature estimation. For
Tjmax estimation, VCE ON is measured as soon as high current
injection is stopped and only 100 mA current is injected. It is
assumed that Tj1 , just before stopping the high current injec-
tion, is almost the same with Tj2 , just after the injection of 100
mA. The VCE ON measurement for Tjmin can be interpreted in
a similar way. Consequently, Tj est can be measured directly
from VCE ON at 100 mA as
Tj est= K · (VCE M − VCE B )+TB . (13)
Fig. 33. Measurement points of VCE ON at low current under the DC power
cycling test [see Fig. 5(a)].
Fig. 34. AC power cycling test setup (see Fig. 15) with supplementary MOS-
FETs and IGBTs for junction temperature estimation [67].
where K is the K-factor, VCE M is the measured VCE ON at 100
mA in real time, and VCE B is the base on-state VCE . TB is the
base temperature corresponding to the base VCE ON .
In silicon devices, K has generally a negative temperature
dependence of –2 mV/ °C. VCE ON at low current can also be
seen to depend highly on value of sensing current [79]. There-
fore, the sensing current should be strictly controlled. Further-
more, the measurement of VCE ON at low sensing current is
impossible during normal load current commutation and thus
this method is not proper for AC PC test. To apply this method
for AC PC test, additional switches are included in order to in-
terrupt the load current and isolate the DUT while the VCE ON
measurement at low sensing current is performed [67].
Fig. 34 shows the AC PC test setup [see Fig. 15(a)] where
supplementary MOSFETs and IGBTs are placed in the load line.
They can divert load current in 1 μs by turning off MOSFETs and
turning on IGBTs. Then, the 100 mA sensing current is injected
into desired IGBT and VCE ON is used for Tj measurement. This
procedure can be finished in a few hundreds of microseconds.
Fig. 35 shows a simulation of the interruption effect on the
junction temperature based on the above-mentioned approach.
In that case, all values are sampled in the same modulation
period. A few degree variation of junction temperature can be
observed during the VCE ON measurement procedure but the es-
timated temperature agrees well with the measured temperature
by the IR camera as shown in Fig. 36.
4) Junction Temperature Estimation Method by Internal
Gate Resistance (RG int) [73], [81], [82]: This method is using
2546 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 33, NO. 3, MARCH 2018
Fig. 35. Simulation result of the interruption effect on the junction temperature [67].
an internal gate resistance (RG int), which is located on the chip
itself as a TSEP.
Fig. 37 shows RG int of one IGBT inside an Infineon
FS200R12PT4 module under different temperatures, measured
by a Keysight E4990A impedance analyzer. A temperature sen-
sitivity of 4.2 mΩ/ °C can be observed. The RG int can be ob-
tained from the peak gate current (IGPeak) and voltage swing of
the gate driver. IGPeak is measured during the normal charging
cycle of the gate terminal during turn-on.
The gate circuit of IGBTs before the threshold voltage is
reached (i.e., during turn-on delay) can be viewed as a step
response of a second-order RLC circuit as shown in Fig. 38 in-
cluding gate driver as a step voltage source, the parasitic gate
inductance (LG ), both external (RGext) and internal gate re-
sistances (RG int), and gate capacitance (CG ). Under the as-
sumption that LG is kept low and the RLC circuit is sufficiently
overdamped (i.e., R2 > 4L/C), its behavior can be simplified as
a first-order RC circuit where the initial charging current into






RG · CG = (RGext+RG int) · [CGS + CGD(VDS)] .
where RGext is the external gate resistance, RG int is the in-
ternal gate resistance, CGS is the gate–source capacitance
(gate–emitter in IGBTs), CGD is the gate–drain capaci-
tance (gate–collector in IGBTs), and VDS is the drain–source
voltage (collector–emitter in IGBTs). From this, the peak gate
current can be approximated by Ohm’s law, I  V/R, where V
is the voltage swing of the gate driver, and R is the total gate
resistance. If it is assumed that the temperature dependence of
Fig. 36. Comparison of estimated junction temperature (T°VCE ) with mea-
sured temperature by the IR camera (T°camera) [67].
Fig. 37. RG int of one IGBT inside an Infineon FS200R12PT4 module under
different temperatures [81].
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Fig. 38. Simplified gate circuit of IGBTs before the threshold voltage is
reached.
Fig. 39. VRG ext peak detector schematic.
Fig. 40. Peak of VRG ext by peak detector under different temperatures [81].
RGext is insignificant, CG is stable until the gate voltage is
reached to the threshold voltage and LG has a negligible im-
pact on the behavior of the circuit under overdamped condition.
The variation of RG int depending on temperature can be only
cause of a peak gate current (IGPeak) change. IGPeak can be
monitored by measuring the voltage across RGext (VRGext) as
this voltage is directly proportional to IGPeak .
Fig. 39 shows the VRGext peak detector for obtaining RG int ,
which consists of a differential amplifier, a peak detector, a
memory capacitor, and a reset switch, controlled by the gate
voltage signal.
Fig. 40 shows the VRGext peak detector output on an Infineon
FF200R12PT4 under different temperatures. From the peak of
Fig. 41. Calculated RG int of Infineon FF1000R17IE4 based on VRG ext p eak
under different temperatures [81].
Fig. 42. Estimated temperature versus load current under room temperature,
24.5 °C [81].





− RGext . (15)
where VG+ is gate voltage for turning on, VG− is the gate voltage
for turning off, VRGext peak is peak voltage across RGext , and
RGext is the external gate resistance.
Fig. 41 shows the calculated RG int of Infineon
FF1000R17IE4 based on VRGext peak under different tempera-
tures. From this, the relationship between RG int and temperature
is derived as
RG int= (0.917 · 10−3) · Tj+1.582. (16)
Fig. 42 shows the estimated temperature versus load current
under room temperature, 24.5 °C. It can be seen from the result
that the load current does not alter the temperature measure-
ment method by RG int and the estimated temperatures agree
well with real temperature. Furthermore, this method is not
affected by partial bond-wire lift-off. Therefore, this method
could be a good option for the PC test. However, this method
requires an additional measurement circuit besides the VCE ON
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TABLE IV
COMPARISON OF INTRODUCED INDIRECT JUNCTION TEMPERATURE ESTIMATION METHODS FOR POWER CYCLING TESTS
Method Dependents Linearity Resolution Additional circuit Remarks
of sensing (in addition to VC E O N
parameter measurement circuit)
VC E O N (Ih ig h )
[51], [69], [74]–[76]
T , I , VGE Good linearity ± (2–3) mV/ °C No - Require accurate current sensor.
- Large estimation error due to
nonhomogeneous temperature distribution
of internal resistance.
VC E O N (Ih ig h ) with
compensation [56], [77],
[78]
T , I , VGE Good linearity ± (2–3) mV/ °C No - Requires efforts to find compensation
factors for different kinds of power device
modules
VC E O N (I l ow ) [51],
[63], [67], [79], [80]
T Good linearity 2 mV/ °C in Silicon
device
Yes - Interrupt converter operation in AC
power cycling test.
- Very accurate small current injection is
required.
Internal gate resistance
(RG in t ) [73], [81], [82]
T , VGE Good linearity (1–3) mΩ / °C Yes - Accuracy is affected by internal gate pads
positions of power device modules.
- Five main criteria are required for
designing a gate driver [69].
- Not applicable for IGBT modules which
have gate drives inside of modules.
Gate threshold voltage
(VT H ) [84]
T Good linearity –(2–10) mV/ °C Yes - Require disconnection of device from
power circuit.
- Require increased gate resistor.
- May require measurement synchronization
accuracy in nanoseconds
Saturation current (Is a t )
[85]




Yes - Additional gate voltage is required.
- The device is partially turned on with a
low gate voltage during the off-state.
Short circuit current
(IS C ) [86]
T, V Good linearity Depending on
devices (0.17% of
IS C m a x / °C)
Yes - Limitation in the measurement frequency
Switching time (rise time,
turn-off time) [87]–[90]
T , I , V , VGE Good linearity ns/ °C Yes - Measuring parameters are influenced by
lots of electrical parameters and are too
sensitive.
measurement circuit. Furthermore, this method can have a junc-
tion temperature estimation error depending on the gate pad
position of various IGBTs. Therefore, it requires a good knowl-
edge of the gate pad position.
5) Junction Temperature Estimation Method by Other
TSEPs: The gate threshold voltage (VTH) is also one of well-
known TSEPs. Considering the n-channel MOSFET, the thresh-



















where εs is the semiconductor permittivity, εox is the oxide per-
mittivity, d is the oxide thickness, NA is the acceptor doping
density, ni is the intrinsic carrier concentration, k is the Boltz-
mann constant, and q is the elementary charge.
The negative temperature dependence is observed mainly due
to ni increase as temperature increases. The sensitivity depends
on semiconductors chips. It is generally –2 to –10 mV/ °C
range [79].
In [84], the VTH measurement circuit for junction temperature
estimation of MOSFETs is proposed. The proposed circuit adds
an additional gate resistor of several kΩ in order to measure the
current and gate voltage properly by slowing down the turn-on
transition when the VTH measurement is required. Furthermore,
the VTH measurement is also performed under steady-state con-
dition. For this measurement, an additional switch is required
in order to disconnect the MOSFET under test from the main
power circuit. Then, gate and drain are connected by additional
components when VTH is measured by injecting the small fixed
drain current of several mA.
Another known TSEP for IGBTs and MOSFETs is the satu-
ration current (Isat) under a given gate–emitters (gate–source)
and a given collector–emitter (drain–source) voltages [85]. Isat







· (VGS − VTH)2 . (18)
where βPNP is the current gain of the bipolar transistor in IGBT
(for MOSFET, βPNP = 0), μns is the surface mobility of elec-
trons, Cox is the oxide capacitance, Zc is the channel width,
Lc is the channel length, VGS is the gate source voltage, and
VTH is the gate threshold voltage. In (18), μns and VTH are the
parameters, which are varied depending on temperatures.
In [85], the parameter is used for the junction temperature
measurement when the semiconductor is in the off-state by par-
tially turning on the device for 2 μs with a gate voltage of about
6 V. This method interrupts the normal power converter opera-
tion as VCE ON at low current. Therefore, an additional circuit
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is required to be used for the AC PC test. Furthermore, Isat has
an exponential relationship with the temperature, which could
cause difficulties in the calibration procedures.
In [86], the short-circuit current, which has a negative thermal
coefficient is used as a TSEP for junction temperature estima-
tion. In this method, a hard switching short fault is induced dur-
ing converter operation by an additional switch for by passing
short current, where peak short current is measured for the junc-
tion temperature estimation. This method does not disturb the
converter operation and thus it can be used for both DC and AC
PC tests. The main problem of this method is a very high ther-
mal dissipation during the short circuit, which can cause a fast
thermal runaway. Furthermore, the related repetitive short-
circuit stress can accelerate the degradation of the DUT.
Besides the above-mentioned methods, the switching time
such as rise time and turn-off time can be used for junction tem-
perature estimation [87]–[90]. However, there is a difficulty in
real implementation due to the too sensitive measuring param-
eter. Typically it is ns/ °C.
The introduced indirect junction temperature estimation
methods which can be used for PC tests are summarized in
Table IV.
VI. CONCLUSION
In this paper, representative PC test circuits, monitoring cir-
cuits of failure indicators, and monitoring strategies under dif-
ferent PC test methods are presented in order to give an insight
of PC test design for the reliability assessment of power device
modules by providing the current state of knowledge of the topic
by organizing and evaluating the current literature.
In the first section of this paper, an overview of the major
failure mechanisms and related failure indicators of a standard
power IGBT module are given. Then, schematics and operating
principles of representative PC test circuits, conventional DC PC
circuits, DC PC test circuit with saturation mode of DUT, and
AC PC circuits are presented and their features are summarized.
The VCE ON and VF measurement circuits for the condition
monitoring of power device modules during PC tests are intro-
duced by dividing into offline and online measurement methods.
The offline methods are simple to implement, and have no de-
pendence on PC test conditions. Furthermore, the measurement
circuits are relatively simple. However, in the offline measure-
ment methods, the PC test must be stopped for the monitoring
of the failure indicators. On the other hand, online measurement
methods can monitor the wear-out condition of power device
modules under test in real time which gives a convenience to
perform the PC test. However, typically, these measurements
circuits are complex and more expensive.
Finally, direct and indirect junction temperature estimation
methods are presented for the monitoring of solder joint fatigue
and also in order to know the applied temperature stress in the
PC test. Typically, in direct measurements methods, IR camera
and optic fiber sensor are the most widely used methods. These
methods are simple to perform but the related equipment are ex-
pensive and these methods require the modifications of power
device modules. Indirect measurement methods by TSEPs are
widely used because they do not need to modify the package
of power device modules and less expensive ways. However,
the junction temperature measurement in real converter opera-
tion such as AC PC test is still under study because a universal
solution does not exist yet. The indirect junction temperature
measurement methods by TSEPs are introduced and their fea-
tures are also compared.
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